2018-02-09 03:26:20 +00:00
|
|
|
using ChocolArm64.Exceptions;
|
2018-02-04 23:08:20 +00:00
|
|
|
using ChocolArm64.State;
|
|
|
|
using System;
|
|
|
|
using System.Collections.Generic;
|
2018-03-10 02:12:57 +00:00
|
|
|
using System.Runtime.InteropServices;
|
2018-05-10 02:45:37 +00:00
|
|
|
using System.Runtime.Intrinsics;
|
|
|
|
using System.Runtime.Intrinsics.X86;
|
2018-02-04 23:08:20 +00:00
|
|
|
|
|
|
|
namespace ChocolArm64.Memory
|
|
|
|
{
|
NvServices refactoring (#120)
* Initial implementation of NvMap/NvHostCtrl
* More work on NvHostCtrl
* Refactoring of nvservices, move GPU Vmm, make Vmm per-process, refactor most gpu devices, move Gpu to Core, fix CbBind
* Implement GetGpuTime, support CancelSynchronization, fix issue on InsertWaitingMutex, proper double buffering support (again, not working properly for commercial games, only hb)
* Try to fix perf regression reading/writing textures, moved syncpts and events to a UserCtx class, delete global state when the process exits, other minor tweaks
* Remove now unused code, add comment about probably wrong result codes
2018-05-07 18:53:23 +00:00
|
|
|
public unsafe class AMemory : IAMemory, IDisposable
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
2018-02-18 19:28:07 +00:00
|
|
|
private const long ErgMask = (4 << AThreadState.ErgSizeLog2) - 1;
|
2018-02-06 15:15:08 +00:00
|
|
|
|
2018-02-04 23:08:20 +00:00
|
|
|
public AMemoryMgr Manager { get; private set; }
|
|
|
|
|
|
|
|
private struct ExMonitor
|
|
|
|
{
|
|
|
|
public long Position { get; private set; }
|
|
|
|
|
|
|
|
private bool ExState;
|
|
|
|
|
|
|
|
public ExMonitor(long Position, bool ExState)
|
|
|
|
{
|
|
|
|
this.Position = Position;
|
|
|
|
this.ExState = ExState;
|
|
|
|
}
|
|
|
|
|
|
|
|
public bool HasExclusiveAccess(long Position)
|
|
|
|
{
|
|
|
|
return this.Position == Position && ExState;
|
|
|
|
}
|
|
|
|
|
|
|
|
public void Reset()
|
|
|
|
{
|
|
|
|
ExState = false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
private Dictionary<int, ExMonitor> Monitors;
|
|
|
|
|
|
|
|
private HashSet<long> ExAddrs;
|
|
|
|
|
2018-03-10 02:12:57 +00:00
|
|
|
public IntPtr Ram { get; private set; }
|
|
|
|
|
2018-02-04 23:08:20 +00:00
|
|
|
private byte* RamPtr;
|
|
|
|
|
2018-03-10 02:12:57 +00:00
|
|
|
public AMemory()
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
2018-02-27 23:45:07 +00:00
|
|
|
Manager = new AMemoryMgr();
|
2018-02-04 23:08:20 +00:00
|
|
|
|
|
|
|
Monitors = new Dictionary<int, ExMonitor>();
|
|
|
|
|
|
|
|
ExAddrs = new HashSet<long>();
|
|
|
|
|
2018-03-10 02:12:57 +00:00
|
|
|
Ram = Marshal.AllocHGlobal((IntPtr)AMemoryMgr.RamSize + AMemoryMgr.PageSize);
|
|
|
|
|
2018-02-04 23:08:20 +00:00
|
|
|
RamPtr = (byte*)Ram;
|
|
|
|
}
|
|
|
|
|
|
|
|
public void RemoveMonitor(int ThreadId)
|
|
|
|
{
|
|
|
|
lock (Monitors)
|
|
|
|
{
|
2018-02-06 15:15:08 +00:00
|
|
|
if (Monitors.TryGetValue(ThreadId, out ExMonitor Monitor))
|
|
|
|
{
|
|
|
|
ExAddrs.Remove(Monitor.Position);
|
|
|
|
}
|
|
|
|
|
2018-02-04 23:08:20 +00:00
|
|
|
Monitors.Remove(ThreadId);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-02-18 19:28:07 +00:00
|
|
|
public void SetExclusive(AThreadState ThreadState, long Position)
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
2018-02-14 02:43:08 +00:00
|
|
|
Position &= ~ErgMask;
|
|
|
|
|
2018-02-04 23:08:20 +00:00
|
|
|
lock (Monitors)
|
|
|
|
{
|
2018-02-18 19:28:07 +00:00
|
|
|
if (Monitors.TryGetValue(ThreadState.ThreadId, out ExMonitor Monitor))
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
2018-02-06 15:15:08 +00:00
|
|
|
ExAddrs.Remove(Monitor.Position);
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
2018-02-06 15:15:08 +00:00
|
|
|
bool ExState = ExAddrs.Add(Position);
|
|
|
|
|
|
|
|
Monitor = new ExMonitor(Position, ExState);
|
2018-02-04 23:08:20 +00:00
|
|
|
|
2018-02-18 19:28:07 +00:00
|
|
|
if (!Monitors.TryAdd(ThreadState.ThreadId, Monitor))
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
2018-02-18 19:28:07 +00:00
|
|
|
Monitors[ThreadState.ThreadId] = Monitor;
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-02-18 19:28:07 +00:00
|
|
|
public bool TestExclusive(AThreadState ThreadState, long Position)
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
2018-02-14 02:43:08 +00:00
|
|
|
Position &= ~ErgMask;
|
|
|
|
|
2018-02-04 23:08:20 +00:00
|
|
|
lock (Monitors)
|
|
|
|
{
|
2018-02-18 19:28:07 +00:00
|
|
|
if (!Monitors.TryGetValue(ThreadState.ThreadId, out ExMonitor Monitor))
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
return Monitor.HasExclusiveAccess(Position);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-02-18 19:28:07 +00:00
|
|
|
public void ClearExclusive(AThreadState ThreadState)
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
|
|
|
lock (Monitors)
|
|
|
|
{
|
2018-02-18 19:28:07 +00:00
|
|
|
if (Monitors.TryGetValue(ThreadState.ThreadId, out ExMonitor Monitor))
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
|
|
|
Monitor.Reset();
|
|
|
|
ExAddrs.Remove(Monitor.Position);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-02-14 02:43:08 +00:00
|
|
|
public bool AcquireAddress(long Position)
|
|
|
|
{
|
|
|
|
Position &= ~ErgMask;
|
|
|
|
|
|
|
|
lock (Monitors)
|
|
|
|
{
|
|
|
|
return ExAddrs.Add(Position);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
public void ReleaseAddress(long Position)
|
|
|
|
{
|
|
|
|
Position &= ~ErgMask;
|
|
|
|
|
|
|
|
lock (Monitors)
|
|
|
|
{
|
|
|
|
ExAddrs.Remove(Position);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
public sbyte ReadSByte(long Position)
|
|
|
|
{
|
|
|
|
return (sbyte)ReadByte(Position);
|
|
|
|
}
|
|
|
|
|
|
|
|
public short ReadInt16(long Position)
|
|
|
|
{
|
|
|
|
return (short)ReadUInt16(Position);
|
|
|
|
}
|
|
|
|
|
|
|
|
public int ReadInt32(long Position)
|
|
|
|
{
|
|
|
|
return (int)ReadUInt32(Position);
|
|
|
|
}
|
|
|
|
|
|
|
|
public long ReadInt64(long Position)
|
|
|
|
{
|
|
|
|
return (long)ReadUInt64(Position);
|
|
|
|
}
|
2018-02-04 23:08:20 +00:00
|
|
|
|
|
|
|
public byte ReadByte(long Position)
|
|
|
|
{
|
2018-02-09 03:26:20 +00:00
|
|
|
EnsureAccessIsValid(Position, AMemoryPerm.Read);
|
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
return ReadByteUnchecked(Position);
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public ushort ReadUInt16(long Position)
|
|
|
|
{
|
2018-03-10 02:12:57 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Read);
|
|
|
|
EnsureAccessIsValid(Position + 1, AMemoryPerm.Read);
|
2018-02-09 03:26:20 +00:00
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
return ReadUInt16Unchecked(Position);
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public uint ReadUInt32(long Position)
|
|
|
|
{
|
2018-03-10 02:12:57 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Read);
|
|
|
|
EnsureAccessIsValid(Position + 3, AMemoryPerm.Read);
|
2018-02-09 03:26:20 +00:00
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
return ReadUInt32Unchecked(Position);
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public ulong ReadUInt64(long Position)
|
|
|
|
{
|
2018-03-10 02:12:57 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Read);
|
|
|
|
EnsureAccessIsValid(Position + 7, AMemoryPerm.Read);
|
2018-02-09 03:26:20 +00:00
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
return ReadUInt64Unchecked(Position);
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public Vector128<float> ReadVector8(long Position)
|
2018-02-17 21:06:11 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse41.IsSupported)
|
|
|
|
{
|
|
|
|
return Sse.StaticCast<byte, float>(Sse41.Insert(new Vector128<byte>(), ReadByte(Position), 0));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-02-17 21:06:11 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public Vector128<float> ReadVector16(long Position)
|
2018-02-17 21:06:11 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse2.IsSupported)
|
|
|
|
{
|
|
|
|
return Sse.StaticCast<ushort, float>(Sse2.Insert(new Vector128<ushort>(), ReadUInt16(Position), 0));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-02-17 21:06:11 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public Vector128<float> ReadVector32(long Position)
|
2018-02-17 21:06:11 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Read);
|
|
|
|
EnsureAccessIsValid(Position + 3, AMemoryPerm.Read);
|
|
|
|
|
|
|
|
if (Sse.IsSupported)
|
|
|
|
{
|
|
|
|
return Sse.LoadScalarVector128((float*)(RamPtr + (uint)Position));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-02-17 21:06:11 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public Vector128<float> ReadVector64(long Position)
|
2018-02-17 21:06:11 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Read);
|
|
|
|
EnsureAccessIsValid(Position + 7, AMemoryPerm.Read);
|
|
|
|
|
|
|
|
if (Sse2.IsSupported)
|
|
|
|
{
|
|
|
|
return Sse.StaticCast<double, float>(Sse2.LoadScalarVector128((double*)(RamPtr + (uint)Position)));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-02-17 21:06:11 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public Vector128<float> ReadVector128(long Position)
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Read);
|
|
|
|
EnsureAccessIsValid(Position + 15, AMemoryPerm.Read);
|
|
|
|
|
|
|
|
if (Sse.IsSupported)
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
return Sse.LoadVector128((float*)(RamPtr + (uint)Position));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
public sbyte ReadSByteUnchecked(long Position)
|
|
|
|
{
|
|
|
|
return (sbyte)ReadByteUnchecked(Position);
|
|
|
|
}
|
|
|
|
|
|
|
|
public short ReadInt16Unchecked(long Position)
|
|
|
|
{
|
|
|
|
return (short)ReadUInt16Unchecked(Position);
|
|
|
|
}
|
|
|
|
|
|
|
|
public int ReadInt32Unchecked(long Position)
|
|
|
|
{
|
|
|
|
return (int)ReadUInt32Unchecked(Position);
|
|
|
|
}
|
|
|
|
|
|
|
|
public long ReadInt64Unchecked(long Position)
|
|
|
|
{
|
|
|
|
return (long)ReadUInt64Unchecked(Position);
|
|
|
|
}
|
|
|
|
|
|
|
|
public byte ReadByteUnchecked(long Position)
|
|
|
|
{
|
|
|
|
return *((byte*)(RamPtr + (uint)Position));
|
|
|
|
}
|
|
|
|
|
|
|
|
public ushort ReadUInt16Unchecked(long Position)
|
|
|
|
{
|
|
|
|
return *((ushort*)(RamPtr + (uint)Position));
|
|
|
|
}
|
|
|
|
|
|
|
|
public uint ReadUInt32Unchecked(long Position)
|
|
|
|
{
|
|
|
|
return *((uint*)(RamPtr + (uint)Position));
|
|
|
|
}
|
|
|
|
|
|
|
|
public ulong ReadUInt64Unchecked(long Position)
|
|
|
|
{
|
|
|
|
return *((ulong*)(RamPtr + (uint)Position));
|
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public Vector128<float> ReadVector8Unchecked(long Position)
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse41.IsSupported)
|
|
|
|
{
|
|
|
|
return Sse.StaticCast<byte, float>(Sse41.Insert(Sse2.SetZeroVector128<byte>(), ReadByteUnchecked(Position), 0));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-03-10 23:39:16 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public Vector128<float> ReadVector16Unchecked(long Position)
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse2.IsSupported)
|
|
|
|
{
|
|
|
|
return Sse.StaticCast<ushort, float>(Sse2.Insert(Sse2.SetZeroVector128<ushort>(), ReadUInt16Unchecked(Position), 0));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-03-10 23:39:16 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public Vector128<float> ReadVector32Unchecked(long Position)
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse.IsSupported)
|
|
|
|
{
|
|
|
|
return Sse.LoadScalarVector128((float*)(RamPtr + (uint)Position));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-03-10 23:39:16 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public Vector128<float> ReadVector64Unchecked(long Position)
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse2.IsSupported)
|
|
|
|
{
|
|
|
|
return Sse.StaticCast<double, float>(Sse2.LoadScalarVector128((double*)(RamPtr + (uint)Position)));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-03-10 23:39:16 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public Vector128<float> ReadVector128Unchecked(long Position)
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse.IsSupported)
|
|
|
|
{
|
|
|
|
return Sse.LoadVector128((float*)(RamPtr + (uint)Position));
|
|
|
|
}
|
|
|
|
else
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-03-10 23:39:16 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteSByte(long Position, sbyte Value)
|
|
|
|
{
|
|
|
|
WriteByte(Position, (byte)Value);
|
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteInt16(long Position, short Value)
|
|
|
|
{
|
|
|
|
WriteUInt16(Position, (ushort)Value);
|
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteInt32(long Position, int Value)
|
|
|
|
{
|
|
|
|
WriteUInt32(Position, (uint)Value);
|
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteInt64(long Position, long Value)
|
|
|
|
{
|
|
|
|
WriteUInt64(Position, (ulong)Value);
|
|
|
|
}
|
2018-02-04 23:08:20 +00:00
|
|
|
|
|
|
|
public void WriteByte(long Position, byte Value)
|
|
|
|
{
|
2018-02-09 03:26:20 +00:00
|
|
|
EnsureAccessIsValid(Position, AMemoryPerm.Write);
|
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
WriteByteUnchecked(Position, Value);
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteUInt16(long Position, ushort Value)
|
|
|
|
{
|
2018-03-10 02:12:57 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Write);
|
|
|
|
EnsureAccessIsValid(Position + 1, AMemoryPerm.Write);
|
2018-02-09 03:26:20 +00:00
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
WriteUInt16Unchecked(Position, Value);
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteUInt32(long Position, uint Value)
|
|
|
|
{
|
2018-03-10 02:12:57 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Write);
|
|
|
|
EnsureAccessIsValid(Position + 3, AMemoryPerm.Write);
|
2018-02-09 03:26:20 +00:00
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
WriteUInt32Unchecked(Position, Value);
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteUInt64(long Position, ulong Value)
|
|
|
|
{
|
2018-03-10 02:12:57 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Write);
|
|
|
|
EnsureAccessIsValid(Position + 7, AMemoryPerm.Write);
|
2018-02-09 03:26:20 +00:00
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
WriteUInt64Unchecked(Position, Value);
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public void WriteVector8(long Position, Vector128<float> Value)
|
2018-02-17 21:06:11 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse41.IsSupported)
|
|
|
|
{
|
|
|
|
WriteByte(Position, Sse41.Extract(Sse.StaticCast<float, byte>(Value), 0));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-02-17 21:06:11 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public void WriteVector16(long Position, Vector128<float> Value)
|
2018-02-17 21:06:11 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse2.IsSupported)
|
|
|
|
{
|
|
|
|
WriteUInt16(Position, Sse2.Extract(Sse.StaticCast<float, ushort>(Value), 0));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-02-17 21:06:11 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public void WriteVector32(long Position, Vector128<float> Value)
|
2018-02-17 21:06:11 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Write);
|
|
|
|
EnsureAccessIsValid(Position + 3, AMemoryPerm.Write);
|
|
|
|
|
|
|
|
if (Sse.IsSupported)
|
|
|
|
{
|
|
|
|
Sse.StoreScalar((float*)(RamPtr + (uint)Position), Value);
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-02-17 21:06:11 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public void WriteVector64(long Position, Vector128<float> Value)
|
2018-02-17 21:06:11 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Write);
|
|
|
|
EnsureAccessIsValid(Position + 7, AMemoryPerm.Write);
|
|
|
|
|
|
|
|
if (Sse2.IsSupported)
|
|
|
|
{
|
|
|
|
Sse2.StoreScalar((double*)(RamPtr + (uint)Position), Sse.StaticCast<float, double>(Value));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-02-17 21:06:11 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public void WriteVector128(long Position, Vector128<float> Value)
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
EnsureAccessIsValid(Position + 0, AMemoryPerm.Write);
|
|
|
|
EnsureAccessIsValid(Position + 15, AMemoryPerm.Write);
|
|
|
|
|
|
|
|
if (Sse.IsSupported)
|
|
|
|
{
|
|
|
|
Sse.Store((float*)(RamPtr + (uint)Position), Value);
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
public void WriteSByteUnchecked(long Position, sbyte Value)
|
|
|
|
{
|
|
|
|
WriteByteUnchecked(Position, (byte)Value);
|
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteInt16Unchecked(long Position, short Value)
|
|
|
|
{
|
|
|
|
WriteUInt16Unchecked(Position, (ushort)Value);
|
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteInt32Unchecked(long Position, int Value)
|
|
|
|
{
|
|
|
|
WriteUInt32Unchecked(Position, (uint)Value);
|
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteInt64Unchecked(long Position, long Value)
|
|
|
|
{
|
|
|
|
WriteUInt64Unchecked(Position, (ulong)Value);
|
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteByteUnchecked(long Position, byte Value)
|
|
|
|
{
|
|
|
|
*((byte*)(RamPtr + (uint)Position)) = Value;
|
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteUInt16Unchecked(long Position, ushort Value)
|
|
|
|
{
|
|
|
|
*((ushort*)(RamPtr + (uint)Position)) = Value;
|
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteUInt32Unchecked(long Position, uint Value)
|
|
|
|
{
|
|
|
|
*((uint*)(RamPtr + (uint)Position)) = Value;
|
|
|
|
}
|
|
|
|
|
|
|
|
public void WriteUInt64Unchecked(long Position, ulong Value)
|
|
|
|
{
|
|
|
|
*((ulong*)(RamPtr + (uint)Position)) = Value;
|
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public void WriteVector8Unchecked(long Position, Vector128<float> Value)
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse41.IsSupported)
|
|
|
|
{
|
|
|
|
WriteByteUnchecked(Position, Sse41.Extract(Sse.StaticCast<float, byte>(Value), 0));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-03-10 23:39:16 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public void WriteVector16Unchecked(long Position, Vector128<float> Value)
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse2.IsSupported)
|
|
|
|
{
|
|
|
|
WriteUInt16Unchecked(Position, Sse2.Extract(Sse.StaticCast<float, ushort>(Value), 0));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-03-10 23:39:16 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public void WriteVector32Unchecked(long Position, Vector128<float> Value)
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse.IsSupported)
|
|
|
|
{
|
|
|
|
Sse.StoreScalar((float*)(RamPtr + (uint)Position), Value);
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-03-10 23:39:16 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public void WriteVector64Unchecked(long Position, Vector128<float> Value)
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse2.IsSupported)
|
|
|
|
{
|
|
|
|
Sse2.StoreScalar((double*)(RamPtr + (uint)Position), Sse.StaticCast<float, double>(Value));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-03-10 23:39:16 +00:00
|
|
|
}
|
|
|
|
|
2018-05-10 02:45:37 +00:00
|
|
|
public void WriteVector128Unchecked(long Position, Vector128<float> Value)
|
2018-03-10 23:39:16 +00:00
|
|
|
{
|
2018-05-10 02:45:37 +00:00
|
|
|
if (Sse.IsSupported)
|
|
|
|
{
|
|
|
|
Sse.Store((float*)(RamPtr + (uint)Position), Value);
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new PlatformNotSupportedException();
|
|
|
|
}
|
2018-03-10 23:39:16 +00:00
|
|
|
}
|
|
|
|
|
2018-02-09 03:26:20 +00:00
|
|
|
private void EnsureAccessIsValid(long Position, AMemoryPerm Perm)
|
2018-02-04 23:08:20 +00:00
|
|
|
{
|
2018-03-10 23:39:16 +00:00
|
|
|
if (!Manager.IsMapped(Position))
|
2018-02-09 03:26:20 +00:00
|
|
|
{
|
2018-03-10 23:39:16 +00:00
|
|
|
throw new VmmPageFaultException(Position);
|
|
|
|
}
|
2018-03-10 02:12:57 +00:00
|
|
|
|
2018-03-10 23:39:16 +00:00
|
|
|
if (!Manager.HasPermission(Position, Perm))
|
|
|
|
{
|
|
|
|
throw new VmmAccessViolationException(Position, Perm);
|
2018-02-09 03:26:20 +00:00
|
|
|
}
|
2018-03-10 02:12:57 +00:00
|
|
|
}
|
2018-02-09 03:26:20 +00:00
|
|
|
|
2018-03-10 02:12:57 +00:00
|
|
|
public void Dispose()
|
|
|
|
{
|
|
|
|
Dispose(true);
|
|
|
|
}
|
|
|
|
|
|
|
|
protected virtual void Dispose(bool disposing)
|
|
|
|
{
|
|
|
|
if (Ram != IntPtr.Zero)
|
2018-02-09 03:26:20 +00:00
|
|
|
{
|
2018-03-10 02:12:57 +00:00
|
|
|
Marshal.FreeHGlobal(Ram);
|
|
|
|
|
|
|
|
Ram = IntPtr.Zero;
|
2018-02-09 03:26:20 +00:00
|
|
|
}
|
2018-02-04 23:08:20 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|