mirror of
https://git.naxdy.org/Mirror/Ryujinx.git
synced 2024-11-16 01:55:27 +00:00
d7044b10a2
* Add CRC32 A32 instructions. * Fix CRC32 instructions. * Add CRC intrinsic and fast path. Loop is currently unrolled, will look into adding temp vars after tests are added. * Begin work on Crc tests * Fix SSE4.2 path for CRC32C, finialize tests. * Remove unused IR path. * Fix spacing between prefix checks. * This should be Src. * PTC Version * OpCodeTable Order * Integer check improvement. Value and Crc can be either 32 or 64 size. * This wasn't necessary... * If size is 3, value type must be I64. * Fix same src+dest handling for non crc intrinsics. * Pre-fix (ha) issue with vex encodings |
||
---|---|---|
.. | ||
BasicBlock.cs | ||
IIntrusiveListNode.cs | ||
Instruction.cs | ||
Intrinsic.cs | ||
IntrinsicOperation.cs | ||
IntrusiveList.cs | ||
MemoryOperand.cs | ||
Multiplier.cs | ||
Node.cs | ||
Operand.cs | ||
OperandHelper.cs | ||
OperandKind.cs | ||
OperandType.cs | ||
Operation.cs | ||
OperationHelper.cs | ||
PhiNode.cs | ||
Register.cs | ||
RegisterType.cs |