mirror of
https://git.naxdy.org/Mirror/Ryujinx.git
synced 2024-11-16 18:15:25 +00:00
36e8e074c9
* Fix and simplify TranslatorCache * Fix some assignment alignments, remove some unused usings * Changes to ILEmitter, separate it from ILEmitterCtx * Rename ILEmitter to ILMethodBuilder * Rename LdrLit and *_Fix opcodes * Revert TranslatorCache impl to the more performant one, fix a few issues with it * Allow EmitOpCode to be called even after everything has been emitted * Make Emit and AdvanceOpCode private, simplify it a bit now that it starts emiting from the entry point * Remove unneeded temp use * Add missing exit call on TestExclusive * Use better hash * Implement the == and != operators
48 lines
1.4 KiB
C#
48 lines
1.4 KiB
C#
using ChocolArm64.Instructions;
|
|
|
|
namespace ChocolArm64.Decoders
|
|
{
|
|
class OpCodeSimdMemMs64 : OpCodeMemReg64, IOpCodeSimd64
|
|
{
|
|
public int Reps { get; private set; }
|
|
public int SElems { get; private set; }
|
|
public int Elems { get; private set; }
|
|
public bool WBack { get; private set; }
|
|
|
|
public OpCodeSimdMemMs64(Inst inst, long position, int opCode) : base(inst, position, opCode)
|
|
{
|
|
switch ((opCode >> 12) & 0xf)
|
|
{
|
|
case 0b0000: Reps = 1; SElems = 4; break;
|
|
case 0b0010: Reps = 4; SElems = 1; break;
|
|
case 0b0100: Reps = 1; SElems = 3; break;
|
|
case 0b0110: Reps = 3; SElems = 1; break;
|
|
case 0b0111: Reps = 1; SElems = 1; break;
|
|
case 0b1000: Reps = 1; SElems = 2; break;
|
|
case 0b1010: Reps = 2; SElems = 1; break;
|
|
|
|
default: inst = Inst.Undefined; return;
|
|
}
|
|
|
|
Size = (opCode >> 10) & 3;
|
|
WBack = ((opCode >> 23) & 1) != 0;
|
|
|
|
bool q = ((opCode >> 30) & 1) != 0;
|
|
|
|
if (!q && Size == 3 && SElems != 1)
|
|
{
|
|
inst = Inst.Undefined;
|
|
|
|
return;
|
|
}
|
|
|
|
Extend64 = false;
|
|
|
|
RegisterSize = q
|
|
? State.RegisterSize.Simd128
|
|
: State.RegisterSize.Simd64;
|
|
|
|
Elems = (GetBitsCount() >> 3) >> Size;
|
|
}
|
|
}
|
|
} |