mirror of
https://git.naxdy.org/Mirror/Ryujinx.git
synced 2024-12-27 19:13:04 +00:00
40 lines
1.2 KiB
C#
40 lines
1.2 KiB
C#
namespace ARMeilleure.Decoders
|
|
{
|
|
class OpCode32SimdMemImm : OpCode32, IOpCode32Simd
|
|
{
|
|
public int Vd { get; }
|
|
public int Rn { get; }
|
|
public int Size { get; }
|
|
public bool Add { get; }
|
|
public int Immediate { get; }
|
|
|
|
public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdMemImm(inst, address, opCode, false);
|
|
public static OpCode CreateT32(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdMemImm(inst, address, opCode, true);
|
|
|
|
public OpCode32SimdMemImm(InstDescriptor inst, ulong address, int opCode, bool isThumb) : base(inst, address, opCode)
|
|
{
|
|
IsThumb = isThumb;
|
|
|
|
Immediate = opCode & 0xff;
|
|
|
|
Rn = (opCode >> 16) & 0xf;
|
|
Size = (opCode >> 8) & 0x3;
|
|
|
|
Immediate <<= (Size == 1) ? 1 : 2;
|
|
|
|
bool u = (opCode & (1 << 23)) != 0;
|
|
Add = u;
|
|
|
|
bool single = Size != 3;
|
|
|
|
if (single)
|
|
{
|
|
Vd = ((opCode >> 22) & 0x1) | ((opCode >> 11) & 0x1e);
|
|
}
|
|
else
|
|
{
|
|
Vd = ((opCode >> 18) & 0x10) | ((opCode >> 12) & 0xf);
|
|
}
|
|
}
|
|
}
|
|
}
|