mirror of
https://git.naxdy.org/Mirror/Ryujinx.git
synced 2024-11-15 09:35:27 +00:00
142cededd4
* Initial Implementation * Further improvements (no support for float/64-bit types) * Merge atomic and reduce instructions, add missing format switch * Fix rebase issues. * Not used. * Whoops. Fixed. * Partial implementation of inc/dec, cleanup and TODOs * Remove testing path * Address Feedback
45 lines
1.4 KiB
C#
45 lines
1.4 KiB
C#
using Ryujinx.Graphics.Shader.Instructions;
|
|
|
|
namespace Ryujinx.Graphics.Shader.Decoders
|
|
{
|
|
enum ClampMode
|
|
{
|
|
Ignore = 0,
|
|
Trap = 2
|
|
}
|
|
|
|
class OpCodeSured : OpCodeTextureBase
|
|
{
|
|
public Register Ra { get; }
|
|
public Register Rb { get; }
|
|
public Register Rc { get; }
|
|
|
|
public ReductionType Type { get; }
|
|
public AtomicOp AtomicOp { get; }
|
|
public ImageDimensions Dimensions { get; }
|
|
public ClampMode ClampMode { get; }
|
|
|
|
public bool UseType { get; }
|
|
public bool IsBindless { get; }
|
|
public bool ByteAddress { get; }
|
|
|
|
public new static OpCode Create(InstEmitter emitter, ulong address, long opCode) => new OpCodeSured(emitter, address, opCode);
|
|
|
|
public OpCodeSured(InstEmitter emitter, ulong address, long opCode) : base(emitter, address, opCode)
|
|
{
|
|
Ra = new Register(opCode.Extract(8, 8), RegisterType.Gpr);
|
|
Rb = new Register(opCode.Extract(0, 8), RegisterType.Gpr);
|
|
Rc = new Register(opCode.Extract(39, 8), RegisterType.Gpr);
|
|
|
|
Type = (ReductionType)opCode.Extract(20, 3);
|
|
ByteAddress = opCode.Extract(23);
|
|
AtomicOp = (AtomicOp)opCode.Extract(24, 3);
|
|
Dimensions = (ImageDimensions)opCode.Extract(33, 3);
|
|
ClampMode = (ClampMode)opCode.Extract(49, 2);
|
|
|
|
IsBindless = !opCode.Extract(51);
|
|
UseType = opCode.Extract(52);
|
|
}
|
|
}
|
|
}
|